



## SCHEMATIC FLOOR PLAN



## SCHEMATIC OF A PIXEL CELL



## TECHNICAL SPECIFICATIONS

<b>General</b>	
<b>Parameter</b>	<b>Value</b>
CMOS technology	0.25 $\mu\text{m}$
Pixel matrix	256 x 256
Pixel size	55 $\mu\text{m}$ x 55 $\mu\text{m}$
Design	CERN
Features	<ul style="list-style-type: none"> <li>• Single energy threshold (adjustable per pixel with 4 bits)</li> <li>• Three modes of operation: (1) single particle counting (2) Time over Threshold (TOT) and (3) Time of Arrival (TOA)</li> <li>• Can be combined with Gas Gain Grid to readout electron deposition in a gas detector</li> <li>• Hit rate 100 KHz</li> <li>• 3-side buttable</li> </ul>
Power supply	Two independent 2.2V power supplies for the analog and digital part
Number of transistors	~36 million
<b>Analog front end (pixel cell)</b>	
<b>Parameter</b>	<b>Value</b>
Baseline shift preamplifier output	112 e- rms
Signal polarity	Positive and negative
Detector capacitance	
Leakage current	-10 to 20 nA
TOT monotonicity	Up to 200Ke-
Time to peak	110 ns
Noise	75 e-
Analog static power consumption	6 $\mu\text{W}$
Analog power consumption	440mW
<b>Digital part (pixel cell + periphery)</b>	
1 counter/shift register	14 bits (11810 counts)
periphery	<ul style="list-style-type: none"> <li>• 13 8-bit DACs to set voltages in the chip</li> <li>• 1 256-bit Fast Shift Register to write in or readout the sensitive area</li> <li>• 127 I/O pads</li> <li>• LVDS drivers and receivers (configuration of the chip in serial mode)</li> <li>• Parallel 32-bit CMOS bus (chip readout can be serial or parallel)</li> </ul>
Readout time in serial mode (100 MHz clock)	9 ms (102 Mbps)
Readout time in parallel mode (100 MHz clock)	266 $\mu\text{s}$ (3.5 Gbps)
Digital power consumption	450mW