

SCHEMATIC FLOOR PLAN



SCHEMATIC OF A PIXEL CELL



TECHNICAL SPECIFICATIONS

neral
Value
0.25 um
256 x 256
55 um x 55 um
CERN
Single energy threshold (adjustable per
pixel with 4 bits)
Three modes of operation: (1) single
particle counting (2) Time over
Threshold (TOT) and (3) Time of Arrival
(TOA)
Can be combined with Gas Gain Grid to
readout electron deposition in a gas
detector
Hit rate 100 KHz
3-side buttable
Two independent 2.2V power supplies for the
analog and digital part
~36 million
end (pixel cell)
Value
112 e- rms
Positive and negative
-10 to 20 nA
Up to 200Ke-
110 ns
75 e-
6 uW
440mW
1.1011111
l cell + periphery)
l cell + periphery)
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads LVDS drivers and receivers
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads
14 bits (11810 counts) 14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads LVDS drivers and receivers (configuration of the chip in serial
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads LVDS drivers and receivers (configuration of the chip in serial mode)
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads LVDS drivers and receivers (configuration of the chip in serial mode) Parallel 32-bit CMOS bus (chip readout
14 bits (11810 counts) 13 8-bit DACs to set voltages in the chip 1 256-bit Fast Shift Register to write in or readout the sensitive area 127 I/O pads LVDS drivers and receivers (configuration of the chip in serial mode) Parallel 32-bit CMOS bus (chip readout can be serial or parallel)